

MACHINE INSTRUCTIONS


NAME	MNEMONIC	OP CODE	FOR-MAT	OPERANDS
Add (c)	AR	1A	RR	R1,R2
Add (c)	A	5A	RX	R1,D2(X2,B2)
Add Decimal (c,d)	AP	FA	SS	D1(L1,B1),D2(L2,B2)
Add Halfword (c)	AH	4A	RX	R1,D2(X2,B2)
Add Logical (c)	ALR	1E	RR	R1,R2
Add Logical (c)	AL	5E	RX	R1,D2(X2,B2)
AND (c)	NR	14	RR	R1,R2
AND (c)	N	54	RX	R1,D2(X2,B2)
AND (c)	NI	94	SI	D1(B1),I2
AND (c)	NC	D4	SS	D1(L,B1),D2(B2)
Branch and Link	BALR	05	RR	R1,R2
Branch and Link	BAL	45	RX	R1,D2(X2,B2)
Branch and Store (e)	BASR	0D	RR	R1,R2
Branch and Store (e)	BAS	4D	RX	R1,D2(X2,B2)
Branch on Condition	BCR	07	RR	M1,R2
Branch on Condition	BC	47	RX	M1,D2(X2,B2)
Branch on Count	BCTR	06	RR	R1,R2
Branch on Count	BCT	46	RX	R1,D2(X2,B2)
Branch on Index High	BXH	86	RS	R1,R3,D2(B2)
Branch on Index Low or Equal	BXLE	87	RS	R1,R3,D2(B2)
Compare (c)	CR	19	RR	R1,R2
Compare (c)	C	59	RX	R1,D2(X2,B2)
Compare Decimal (c,d)	CP	F9	SS	D1(L1,B1),D2(L2,B2)
Compare Halfword (c)	CH	49	RX	R1,D2(X2,B2)
Compare Logical (c)	CLR	15	RR	R1,R2
Compare Logical (c)	CL	55	RX	R1,D2(X2,B2)
Compare Logical (c)	CLC	D5	SS	D1(L,B1),D2(B2)
Compare Logical (c)	CLI	95	SI	D1(B1),I2
Convert to Binary	CVB	4F	RX	R1,D2(X2,B2)
Convert to Decimal	CVD	4E	RX	R1,D2(X2,B2)
Diagnose (p)		83	SI	
Divide	DR	1D	RR	R1,R2
Divide	D	5D	RX	R1,D2(X2,B2)
Divide Decimal (d)	DP	FD	SS	D1(L1,B1),D2(L2,B2)
Edit (c,d)	ED	DE	SS	D1(L,B1),D2(B2)
Edit and Mark (c,d)	EDMK	DF	SS	D1(L,B1),D2(B2)
Exclusive OR (c)	XR	17	RR	R1,R2
Exclusive OR (c)	X	57	RX	R1,D2(X2,B2)
Exclusive OR (c)	XI	97	SI	D1(B1),I2
Exclusive OR (c)	XC	D7	SS	D1(L,B1),D2(B2)
Execute	EX	44	RX	R1,D2(X2,B2)
Halt I/O (c,p)	HIO	9E	SI	D1(B1)
Insert Character	IC	43	RX	R1,D2(X2,B2)
Insert Storage Key (a,p)	ISK	09	RR	R1,R2
Load	LR	18	RR	R1,R2
Load	L	58	RX	R1,D2(X2,B2)
Load Address	LA	41	RX	R1,D2(X2,B2)
Load and Test (c)	LTR	12	RR	R1,R2
Load Halfword	LH	48	RX	R1,D2(X2,B2)
Load Multiple	LM	98	RS	R1,R3,D2(B2)
Load Multiple Control (e,p)	LMC	88	RS	R1,R3,D2(B2)
Load Negative (c)	LNR	11	RR	R1,R2
Load Positive (c)	LPR	10	RR	R1,R2
Load PSW (n,p)	LPSW	82	SI	D1(B1)
Load Real Address (c,e,p)	LRA	B1	RX	R1,D2(X2,B2)
Move	MVI	92	SI	D1(B1),I2
Move	MVC	D2	SS	D1(L,B1),D2(B2)
Move Numerics	MVN	D1	SS	D1(L,B1),D2(B2)
Move with Offset	MVO	F1	SS	D1(L1,B1),D2(L2,B2)
Move Zones	MVZ	D3	SS	D1(L,B1),D2(B2)
Multiply	MR	1C	RR	R1,R2
Multiply	M	5C	RX	R1,D2(X2,B2)
Multiply Decimal (d)	MP	FC	SS	D1(L1,B1),D2(L2,B2)
Multiply Halfword	MH	4C	RX	R1,D2(X2,B2)
OR (c)	OR	16	RR	R1,R2
OR (c)	O	56	RX	R1,D2(X2,B2)
OR (c)	OI	96	SI	D1(B1),I2

OR (c)	OC	D6	SS	D1(L,B1),D2(B2)
Pack	PACK	F2	SS	D1(L1,B1),D2(L2,B2)
Read Direct (b,p)	RDD	85	SI	D1(B1),I2
Set Program Mask (n)	SPM	04	RR	R1
Set Storage Key (a,p)	SSK	08	RR	R1,R2
Set System Mask (p)	SSM	80	SI	D1(B1)
Shift Left Double (c)	SLDA	8F	RS	R1,D2(B2)
Shift Left Double Logical	SLDL	8D	RS	R1,D2(B2)
Shift Left Single (c)	SLA	8B	RS	R1,D2(B2)
Shift Left Single Logical	SLL	89	RS	R1,D2(B2)
Shift Right Double (c)	SRDA	8E	RS	R1,D2(B2)
Shift Right Double Logical	SRDL	8C	RS	R1,D2(B2)
Shift Right Single (c)	SRA	8A	RS	R1,D2(B2)
Shift Right Single Logical	SRL	88	RS	R1,D2(B2)
Start I/O (c,p)	SIO	9C	SI	D1(B1)
Store	ST	50	RX	R1,D2(X2,B2)
Store Character	STC	42	RX	R1,D2(X2,B2)
Store Halfword	STH	40	RX	R1,D2(X2,B2)
Store Multiple	STM	90	RS	R1,R3,D2(B2)
Store Multiple Control (e,p)	STMC	B0	RS	R1,R3,D2(B2)
Subtract (c)	SR	1B	RR	R1,R2
Subtract (c)	S	5B	RX	R1,D2(X2,B2)
Subtract Decimal (c,d)	SP	FB	SS	D1(L1,B1),D2(L2,B2)
Subtract Halfword (c)	SH	4B	RX	R1,D2(X2,B2)
Subtract Logical (c)	SLR	1F	RR	R1,R2
Subtract Logical (c)	SL	5F	RX	R1,D2(X2,B2)
Supervisor Call	SVC	0A	RR	I
Test and Set (c)	TS	93	SI	D1(B1)
Test Channel (c,p)	TCH	9F	SI	D1(B1)
Test I/O (c,p)	TIO	9D	SI	D1(B1)
Test under Mask (c)	TM	91	SI	D1(B1),I2
Translate	TR	DC	SS	D1(L,B1),D2(B2)
Translate and Test (c)	TRT	DD	SS	D1(L,B1),D2(B2)
Unpack	UNPK	F3	SS	D1(L1,B1),D2(L2,B2)
Write Direct (b,p)	WRD	84	SI	D1(B1),I2
Zeros and Add (c,d)	ZAP	F8	SS	D1(L1,B1),D2(L2,B2)

NOTES FOR PANELS 1-3

- a. Protection feature
b. Direct control feature
c. Condition code is set
d. Decimal feature
e. Model 67
n. New condition
p. Privileged instruction
x. Extended precision floating point feature

MACHINE FORMATS



FLOATING-POINT FEATURE INSTRUCTIONS

Add Normalized, Extended (c,x)	AXR	36	RR	R1,R2
Add Normalized, Long (c)	ADR	2A	RR	R1,R2
Add Normalized, Long (c)	AD	6A	RX	R1,D2(X2,B2)
Add Normalized, Short (c)	AER	3A	RR	R1,R2
Add Normalized, Short (c)	AE	7A	RX	R1,D2(X2,B2)
Add Unnormalized, Long (c)	AWR	2E	RR	R1,R2
Add Unnormalized, Long (c)	AW	6E	RX	R1,D2(X2,B2)
Add Unnormalized, Short (c)	AUR	3E	RR	R1,R2
Add Unnormalized, Short (c)	AU	7E	RX	R1,D2(X2,B2)
Compare, Long (c)	CDR	29	RR	R1,R2
Compare, Long (c)	CD	69	RX	R1,D2(X2,B2)
Compare, Short (c)	CER	39	RR	R1,R2
Compare, Short (c)	CE	79	RX	R1,D2(X2,B2)
Divide, Long	DDR	2D	RR	R1,R2
Divide, Long	DD	6D	RX	R1,D2(X2,B2)
Divide, Short	DER	3D	RR	R1,R2
Divide, Short	DE	7D	RX	R1,D2(X2,B2)
Halve, Long	HDR	24	RR	R1,R2
Halve, Short	HER	34	RR	R1,R2
Load and Test, Long (c)	LTDR	22	RR	R1,R2
Load and Test, Short (c)	LTER	32	RR	R1,R2
Load Complement, Long (c)	LCDR	23	RR	R1,R2
Load Complement, Short (c)	LCER	33	RR	R1,R2
Load, Long	LDR	28	RR	R1,R2
Load, Long	LD	68	RX	R1,D2(X2,B2)
Load Negative, Long (c)	LNDR	21	RR	R1,R2
Load Negative, Short (c)	LNER	31	RR	R1,R2
Load Positive, Long (c)	LPDR	20	RR	R1,R2
Load Positive, Short (c)	LPER	30	RR	R1,R2
Load Rounded, Extended to Long (x)	LRDR	25	RR	R1,R2
Load Rounded, Long to Short (x)	LRER	35	RR	R1,R2
Load, Short	LER	38	RR	R1,R2
Load, Short	LE	78	RX	R1,D2(X2,B2)
Multiply, Extended (x)	MXR	26	RR	R1,R2
Multiply, Long	MDR	2C	RR	R1,R2
Multiply, Long	MD	6C	RX	R1,D2(X2,B2)
Multiply, Long/Extended (x)	MXDR	27	RR	R1,R2
Multiply, Long/Extended (x)	MXD	67	RX	R1,D2(X2,B2)
Multiply, Short	MER	3C	RR	R1,R2
Multiply, Short	ME	7C	RX	R1,D2(X2,B2)
Store, Long	STD	60	RX	R1,D2(X2,B2)
Store, Short	STE	70	RX	R1,D2(X2,B2)
Subtract Normalized, Extended (c,x)	SXR	37	RR	R1,R2
Subtract Normalized, Long (c)	SDR	2B	RR	R1,R2
Subtract Normalized, Short (c)	SD	6B	RX	R1,D2(X2,B2)
Subtract Normalized, Short (c)	SER	3B	RR	R1,R2
Subtract Normalized, Short (c)	SE	7B	RX	R1,D2(X2,B2)
Subtract Unnormalized, Long (c)	SWR	2F	RR	R1,R2
Subtract Unnormalized, Long (c)	SW	6F	RX	R1,D2(X2,B2)
Subtract Unnormalized, Short (c)	SUR	3F	RR	R1,R2
Subtract Unnormalized, Short (c)	SU	7F	RX	R1,D2(X2,B2)

NOTES

EXTENDED MNEMONIC INSTRUCTION CODES

GENERAL	Extended Code	Machine Instruction	Meaning
B	D2(X2,B2)	BC 15, D2(X2,B2)	Branch Unconditionally
BR	R2	BCR 15, R2	Branch Unconditionally
NOP	D2(X2,B2)	BC 0, D2(X2,B2)	No Operation
NOPR	R2	BCR 0, R2	No Operation (RR)

AFTER COMPARE INSTRUCTIONS (A:B)

BH	D2(X2,B2)	BC 2, D2(X2,B2)	Branch on A High
BL	D2(X2,B2)	BC 4, D2(X2,B2)	Branch on A Low
BE	D2(X2,B2)	BC 8, D2(X2,B2)	Branch on A Equal B
BNH	D2(X2,B2)	BC 13, D2(X2,B2)	Branch on A Not High
BNL	D2(X2,B2)	BC 11, D2(X2,B2)	Branch on A Not Low
BNE	D2(X2,B2)	BC 7, D2(X2,B2)	Branch on A Not Equal B


AFTER ARITHMETIC INSTRUCTIONS

BO	D2(X2,B2)	BC 1, D2(X2,B2)	Branch on Overflow
BP	D2(X2,B2)	BC 2, D2(X2,B2)	Branch on Plus
BM	D2(X2,B2)	BC 4, D2(X2,B2)	Branch on Minus
BZ	D2(X2,B2)	BC 8, D2(X2,B2)	Branch on Zero
BNP	D2(X2,B2)	BC 13, D2(X2,B2)	Branch on Not Plus
BNM	D2(X2,B2)	BC 11, D2(X2,B2)	Branch on Not Minus
BNZ	D2(X2,B2)	BC 7, D2(X2,B2)	Branch on Not Zero

AFTER TEST UNDER MASK INSTRUCTIONS

BO	D2(X2,B2)	BC 1, D2(X2,B2)	Branch if Ones
BM	D2(X2,B2)	BC 4, D2(X2,B2)	Branch if Mixed
BZ	D2(X2,B2)	BC 8, D2(X2,B2)	Branch if Zeros
BNO	D2(X2,B2)	BC 14, D2(X2,B2)	Branch if Not Ones

CNOP ALIGNMENT



EDIT AND EDMK PATTERN CHARACTERS (in hex)

20-digit selector	40-blank	5C-asterisk
21-start of significance	4B-period	6B-comma
22-field separator	5B-dollar sign	C3D9-CR

SUMMARY OF CONSTANTS (OS and DOS Assemblers)

TYPE	IMPLIED LENGTH, BYTES	ALIGNMENT	FORMAT	TRUNCATION/PADDING
C	-		characters	right
X	-	byte	hexadecimal digits	left
B	-	byte	binary digits	left
F	4	word	fixed-point binary	left
H	2	halfword	fixed-point binary	left
E	4	word	short floating-point	right
D	8	doubleword	long floating-point	right
L	16	doubleword	extended floating-point	right
P	-	byte	packed decimal	left
Z	-	byte	zoned decimal	left
A	4	word	value of address	left
Y	2	halfword	value of address	left
S	2	halfword	address in base-displacement form	-
V	4	word	externally defined address value	left
Q*	4	word	symbol naming a DXD or DSECT	left

*OS only

ASSEMBLER INSTRUCTIONS

Function	Mnemonic	Meaning
Data definition	DC	Define constant
	DS	Define storage
	CCW	Define channel command word
Program sectioning	START	Start assembly
and linking	CSECT	Identify control section
	DSECT	Identify dummy section
	DXD*	Define external dummy section
	CXD*	Cumulative length of external dummy section
	COM	Identify blank common control section
	ENTRY	Identify entry-point symbol
	EXTRN	Identify external symbol
	WXTRN	Identify weak external symbol
Base register assignment	USING	Use base address register
	DROP	Drop base address register
Control of listings	TITLE	Identify assembly output
	EJECT	Start new page
	SPACE	Space listing
	PRINT	Print optional data
Program control	ICTL	Input format control
	ISEQ	Input sequence checking
	PUNCH	Punch a card
	REPRO	Reproduce following card
	ORG	Set location counter
	EQU	Equate symbol
	OPSYN*	Equate operation code
	LTORG	Begin literal pool
	CNOP	Conditional no operation
	COPY	Copy predefined source coding
	END	End assembly
Macro definition	MACRO	Macro definition header
	MNOTE	Request for error message
	MEXIT	Macro definition exit
	MEND	Macro definition trailer
Conditional assembly	ACTR	Conditional assembly loop counter
	AGO	Unconditional branch
	AIF	Conditional branch
	ANOP	Assembly no operation
	GBLA	Define global SETA symbol
	GBLB	Define global SETB symbol
	GBLC	Define global SETC symbol
	LCLA	Define local SETA symbol
	LCLB	Define local SETB symbol
	LCLC	Define local SETC symbol
	SETA	Set arithmetic variable symbol
	SETB	Set binary variable symbol
	SETC	Set character variable symbol

*OS only

CONDITION CODES	0	1	2	3
Condition Code Setting	8	4	2	1
Mask Bit Position				
Floating-Point Arithmetic				
Add Normalized S/L/E	zero	<zero	>zero	-
Add Unnormalized S/L	zero	<zero	>zero	-
Compare S/L (A:B)	equal	A low	A high	-
Load and Test S/L	zero	<zero	>zero	-
Load Complement S/L	zero	<zero	>zero	-
Load Negative S/L	zero	<zero	>zero	-
Load Positive S/L	zero	-	>zero	-
Subtract Normalized S/L/E	zero	<zero	>zero	-
Subtract Unnormalized S/L	zero	<zero	>zero	-
Fixed-Point and Decimal Arithmetic				
Add H/F/Dec.	zero	<zero	>zero	overflow
Add Logical	zero,	not zero,	zero,	not zero,
	no carry	no carry	carry	carry
Compare H/F/Dec. (A:B)	equal	A low	A high	-
Load and Test	zero	<zero	>zero	-
Load Complement	zero	<zero	>zero	overflow
Load Negative	zero	<zero	>zero	-
Load Positive	zero	-	>zero	overflow
Shift Left Single/Double	zero	<zero	>zero	overflow
Shift Right Single/Double	zero	<zero	>zero	-
Subtract H/F/Dec.	zero	<zero	>zero	overflow
Subtract Logical	-	not zero,	zero,	not zero,
		no carry	carry	carry
Zero and Add	zero	<zero	>zero	overflow
Logical Operations				
AND	zero	not zero	-	-
Compare Logical (A:B)	equal	A low	A high	-
Edit	zero	<zero	>zero	-
Edit and Mark	zero	<zero	>zero	-
Exclusive OR	zero	not zero	-	-
OR	zero	not zero	-	-
Test under Mask	zero	mixed	-	one
Translate and Test	zero	incomplete	complete	-
Input/Output Operations				
Halt I/O	interruption pending	CSW stored	halted	not oper
Start I/O	started	CSW stored	busy	not oper
Test I/O	available	CSW stored	busy	not oper
Test Channel	available	interruption pending	burst mode	not oper
Miscellaneous Operations				
Test and Set	zero	one	-	-
Load Real Address (Mod. 67)	successful	segment unavailable	page unavailable	-

NOTES

8

System Mask*																Key		AMWP*				Interruption Code													
0																7		11		12		15		16		23				24		31			
ILC		CC		Program Mask*				Instruction Address																											
32		34		36		39		40		47				48		55				56		63													
33		35																																	

0 Channel 0 mask

1 Channel 1 mask

2 Channel 2 mask

3 Channel 3 mask

4 Channel 4 mask

5 Channel 5 mask

6 Mask for channel 6 and up

7 External mask

12 ASCII-8 mode (A)

13 Machine check mask (M)

14 Wait state (W)

15 Problem state (P)

32-33 Instruction length code (ILC)

34-35 Condition code (CC)

36 Fixed-point overflow mask

37 Decimal overflow mask

38 Exponent underflow mask

39 Significance mask

*A one-bit equals on, and permits an interrupt.

*A one-bit equals on, and permits an interrupt.

CHANNEL ADDRESS WORD

Key				Command Address											
0				3 4		7 8				15 16 23 24					
31															

CHANNEL COMMAND WORD

Command Code				Data Address																			
0				7		8		15				16		23				24		31			
Flags		000						Byte Count															
32		36		37		39		40		47				48		55				56		63	

CD—bit 32 (80) causes use of address portion of next CCW.

CC—bit 33 (40) causes use of command code and data address of next CCW.

SLI—bit 34 (20) causes suppression of possible incorrect length indication.

Skip—bit 35 (10) suppresses transfer of information to main storage.

PCI—bit 36 (08) causes a channel Program Controlled Interruption.

CHANNEL STATUS WORD

Key		0000		Command Address																			
0		3 4		7 8		15 16				23 24				31									
Status								Byte Count															
32		39 40		47 48				55 56				63											

32 (8000) Attention	40 (0080) Program-controlled interruption
33 (4000) Status modifier	41 (0040) Incorrect length
34 (2000) Control unit end	42 (0020) Program check
35 (1000) Busy	43 (0010) Protection check
36 (0800) Channel end	44 (0008) Channel data check
37 (0400) Device end	45 (0004) Channel control check
38 (0200) Unit check	46 (0002) Interface control check
39 (0100) Unit exception	47 (0001) Chaining check
Byte Count: bits 48-63 form the residual count for the last CCW used.	

Comments about this card may be sent to the Technical Publications Department at the White Plains address below. All comments and suggestions become the property of IBM.

IBM®

International Business Machines Corporation
Data Processing Division
1133 Westchester Ave., White Plains, N.Y. 10604
(U.S.A. only)

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
(International)

Printed in U.S.A. GX20-1703-9

PERMANENT STORAGE ASSIGNMENTS

Dec	Hex	Length	Purpose
0	0	double word	Initial program loading PSW
8	8	double word	Initial program loading CCW1
16	10	double word	Initial program loading CCW2
24	18	double word	External old PSW
32	20	double word	Supervisor Call old PSW
40	28	double word	Program old PSW
48	30	double word	Machine-check old PSW
56	38	double word	Input/output old PSW
64	40	double word	Channel status word
72	48	word	Channel address word
76	4C	word	Unused
80	50	word	Timer (uses bytes 50, 51 & 52)
84	54	word	Unused
88	58	double word	External new PSW
96	60	double word	Supervisor Call new PSW
104	68	double word	Program new PSW
112	70	double word	Machine-check new PSW
120	78	double word	Input/output new PSW
128	80	(1)	Diagnostic scan-out area

(1) The size of the diagnostic scan-out area depends on the particular model and I/O channels; for models 30 through 75, maximum size is 256 bytes.

CHANNEL COMMANDS

2314, 2311/2321 DASD Source: GA26-3599, GA26-5988

Command for CCW# Count MT Off MT On

Control	Seek	6	07
	Seek Cylinder	6	0B
	Seek Head	6	1B
	Set File Mask	1	1F
	Space Count	3	0F
	Recalibrate (Note 1)	Not zero	13
	Restore (2321 only)	Not zero	17
Sense	Sense I/O	6	04
	Release Device	6	94
	Reserve Device	6	B4

(Note 2)

Search	Home Address EQ	4 (usually)	39	B9
	Identifier EQ	5 (usually)	31	B1
	Identifier HI	5 (usually)	51	D1
	Identifier EQ or HI	5 (usually)	71	F1
	Key EQ	1 to 255	29	A9
	Key HI	1 to 255	49	C9
	Key EQ or HI	1 to 255	69	E9
	Key & Data EQ	2D	AD	
	Key & Data HI	4D	CD	
	Key & Data EQ or HI	6D	ED	

Continue	Search EQ	25	A5
	Search HI	45	C5
	Search HI or EQ	65	E5
	Set Status Modifier*	35	B5
	Set Status Modifier*	75	F5
	No Status Modifier	55	D5

Read	Home Address	5	1A	9A
	Count	12	92	
	Record 0	16	96	
	Data	06	86	
	Key & Data	0E	8E	
	Count, Key & Data	1E	9E	
	IPL	02		

Write	Home Address	5 (usually)	19	
	Record 0	8+KL+DL of R0	15	
	Count, Key & Data	8+KL+DL	1D	
	Special Count, Key & Data	8+KL+DL	01	
	Data	DL	05	
	Key & Data	KL+DL	0D	
	Erase	8+KL+DL	11	

1. For 2311 or 2314 only.
2. Two-channel switch required except for a 2314/2844 combination.
*Sense byte determines command used.
†Code same as MT Off except as listed.
‡See also standard commands, panel 10.

CHANNEL COMMANDS (Contd)

Standard Command Code Assignments (CCW bits 0-7) for I/O Operations

xxxx 0000	Invalid	1111 1101	Write
1111 0100	Sense	1111 1110	Read
xxxx 1000	Transfer in Channel	1111 1111	Control
1111 1100	Read Backward	0000 0011	Control No Operation

x—Bit ignored.

†Modifier bit for specific type of I/O device

1052 CONSOLE

Source: GA22-6877

Read Inquiry BCD	0A	Sense	04
Write BCD, Auto Carrier Return	09	Alarm	0B
Write BCD, No Carrier Return	01		

2540 CARD READ PUNCH

Source: GA24-3312

Command	Type	Code	Bit	Meanings
Read, Feed, Select Stacker	AA	SSD0 0010	SS	Stacker
Read	AB	11D0 0010	00	R1 or P1
Read, Feed (1400 Compatibility*)	—	11D1 0010	01	R2 or P2
Feed, Select Stacker	BA	SS10 0011	10	RP3
PFR* Write, Feed, Select Stacker	BA	SSD0 1001	D	Data Mode
Write, Feed, Select Stacker	BB	SSD0 0001	0	1-EBCDIC
Sense	—	0000 0100	1	2-Col. binary*

1442-N1 CARD READ PUNCH

Source: GA21-9025

Write	01	Read	02
Write, Select Stacker 2	41	Read, Select Stacker 2	42
Write, Feed	81	Read Card Image	22
Write, Feed, Select Stacker 2	C1	Read Card Image, Sel Strk 2	62
Write Card Image*	21	Read 1442 Compatibility*	12
Write Card Image, Sel Strk 2	61	Read 1442 Compat, Sel Strk 2	52
Write Card Image, Feed	A1	Control Feed	83
Write Card Image, Feed, Sel Strk 2	E1	Control Feed, Select Strk 2	C3
Sense	04	Control Select Stacker 2	43

1403, 1443 PRINTERS

Source: GA24-3312, GA24-3120

After Write	Immed	Diagnostic Data Read	02
Skip to Channel 1	89	8B	06
Skip to Channel 2	91	93	06
Skip to Channel 3	99	9B	06
Skip to Channel 4	A1	A3	06
Skip to Channel 5	A9	AB	06
Skip to Channel 6	B1	B3	06
Skip to Channel 7	B9	BB	06
Skip to Channel 8	C1	C3	06
Skip to Channel 9	C9	CB	06
Skip to Channel 10	D1	D3	06
Skip to Channel 11	D9	DB	06
Skip to Channel 12	E1	E3	06

2400-SERIES MAGNETIC TAPE

Note: Refer to GA22-6866 for operation of specific models, special features required, mode resets, and precedence of commands.

Sense	DC	Trans	Cmd
Read Backward	0C	on	13
Write	01	off	33
Read	02	off	3B
Rewind (REW)	07	off	23
Rewind-Unload (RUN)	0F	on	2B
Erase Gap (ERG)	17	on	53
Write Tape Mark (WTM)	1F	off	73
Backspace Block (BSB)	27	off	7B
Backspace File (BSF)	2F	off	63
Forward Space Block (FSB)	37	off	6B
Forward Space File (FSF)	3F	off	93
Request Track in Error (TIE)	1B	off	B3
Diagnostic Mode Set	0B	on	BB
Set Mode 2 (9-track), 1600 bpi	C3	off	A3
Set Mode 2 (9-track), 800 bpi	CB	on	AB

*Special feature required.

Deci- mal	Hexa- decim- al	Instruction Mnemonic (RR Format)	Graphic & Con- trol Symbols (5) BCDIC EBCDIC	7-Track Tape BCDIC	Punched Card Code	System/360 8-bit Code
0	00		NUL		12-0-1-8-9	0000 0000
1	01		SOH		12-1-9	0000 0001
2	02		STX		12-2-9	0000 0010
3	03		ETX		12-3-9	0000 0011
4	04	SPM	PF		12-4-9	0000 0100
5	05	BALR	HT		12-5-9	0000 0101
6	06	BCTR	LC		12-6-9	0000 0110
7	07	BCR	DEL		12-7-9	0000 0111
8	08	SSK			12-8-9	0000 1000
9	09	ISK			12-1-8-9	0000 1001
10	0A	SVC	SMM		12-2-8-9	0000 1010
11	0B		VT		12-3-8-9	0000 1011
12	0C		FF		12-4-8-9	0000 1100
13	0D	BASR(4)	CR		12-5-8-9	0000 1101
14	0E		SO		12-6-8-9	0000 1110
15	0F		S1		12-7-8-9	0000 1111
16	10	LPR	DLE		12-11-1-8-9	0001 0000
17	11	LNR	DC1		11-1-9	0001 0001
18	12	LTR	DC2		11-2-9	0001 0010
19	13	LCR	TM		11-3-9	0001 0011
20	14	NR	RES		11-4-9	0001 0100
21	15	CLR	NL		11-5-9	0001 0101
22	16	OR	B5		11-6-9	0001 0110
23	17	XR	IL		11-7-9	0001 0111
24	18	LR	CAN		11-8-9	0001 1000
25	19	CR	EM		11-1-8-9	0001 1001
26	1A	AR	CC		11-2-8-9	0001 1010
27	1B	SR	CU1		11-3-8-9	0001 1011
28	1C	MR	IFS		11-4-8-9	0001 1100
29	1D	DR	IGS		11-5-8-9	0001 1101
30	1E	ALR	IRS		11-6-8-9	0001 1110
31	1F	SLR	IUS		11-7-8-9	0001 1111
32	20	LPDR	DS		11-0-1-8-9	0010 0000
33	21	LNDR	SOS		0-1-9	0010 0001
34	22	LTDR	FS		0-2-9	0010 0010
35	23	LCDR			0-3-9	0010 0011
36	24	HDR	BYP		0-4-9	0010 0100
37	25	LRDR	LF		0-5-9	0010 0101
38	26	MXR	ETB		0-6-9	0010 0110
39	27	MXDR	ESC		0-7-9	0010 0111
40	28	LDR			0-8-9	0010 1000
41	29	CDR			0-1-8-9	0010 1001
42	2A	ADR	SM		0-2-8-9	0010 1010
43	2B	SDR	CU2		0-3-8-9	0010 1011
44	2C	MDR			0-4-8-9	0010 1100
45	2D	DDR	ENQ		0-5-8-9	0010 1101
46	2E	AWR	ACK		0-6-8-9	0010 1110
47	2F	SWR	BEL		0-7-8-9	0010 1111
48	30	LPER			12-11-0-1-8-9	0011 0000
49	31	LNER			1-9	0011 0001
50	32	LTER	SYN		2-9	0011 0010
51	33	LCER			3-9	0011 0011
52	34	HER	PN		4-9	0011 0100
53	35	LRER	RS		5-9	0011 0101
54	36	AXR	UC		6-9	0011 0110
55	37	SXR	EOT		7-9	0011 0111
56	38	LER			8-9	0011-1000
57	39	CER			1-8-9	0011 1001
58	3A	AER			2-8-9	0011 1010
59	3B	SER	CU3		3-8-9	0011 1011
60	3C	MER	DC4		4-8-9	0011 1100
61	3D	DER	NAK		5-8-9	0011 1101
62	3E	AUR			6-8-9	0011 1110
63	3F	SUR	SUB		7-8-9	0011 1111